Chapter 4

8051 Family Microcontrollers Instruction Set

Lesson 4

Boolean, Arithmetic and Logic Processing Instructions

Addresses of the Bit at Port

- Bit 5 port P0 bit address = 85H
- Bit 3 of A register address = E3H
- Bit 7 PSW (C bit) address = D7H

Bit-Address of Bits at Internal RAM

Bit-Address of Bit 5 at Internal RAM at 21H = 0DH



Source or Destination of a bit



Instruction Execution

STEP 1 **Fetch opcode-bits**

STEP 2 **Fetch byte for *bit* address**

bit addressing Mode:

- 1 cycle for MOV C, bit
- CLR bit
- SETB bit and
- CPL bit else 2 cycles




MOV C, bit;
MOV bit, C
C bit at PSW
bit
8051
Internal
RAM bit
SFR bit


CLR C
8051
C bit at
PSW
0
bit
CLR bit


SETB C
8051
C bit at PSW
1
bit
SETB bit


CPL C
C bit at PSW
8051
bit
CPL bit
0 if earlier 1
1 if earlier 0



ANL means logical AND between two bits



ORL means logical OR between two bits

CLR A;
CPL A;
RR A;
RL A;
RLC A;
RRC.A;


CLR A
8051
A bits at
E0H
00000000b

CPL A

8051

A bits at E0H



Complement of A

Complement each bit at A;

0 → 1 and 1 → 0

RR A,



A bits at E0H — **byte**

rotate right each bit at A

8051

A bits at E0H → **rotate left each bit at A**

RL A

RRC A, RLC A

8051



Arithmetic Instructions

- ADD, ADDC, SBB, MUL and DIV
- A is accumulator and is source-1 cum destination operand

ADD A, @Ri;
ADD A, Rn;
ADD A, direct;
ADD A, #data

C, AC and OV Flags at PSW also affect

A ← A + byte

8051

ADD without carry

From *Rn* or *direct* or *indirect* or *immediate*

ADDC A, @Ri;
ADDC A, Rn;
ADDC A, direct;
ADDC A, #data

C, AC and OV Flags at PSW also affect



SBB A, @Ri;
SBB A, Rn;
SBB A, direct;
SBB A, #data

C, AC and OV Flags at PSW also affect



MUL AB



C←0 and

OV at PSW also affect

DIV AB



C ←0

and OV at PSW also affect

DAA AB


A
A
DAA
Adjust bits assuming previous add as BCD add
8051

INC A;
INC @Ri;
INC direct;
INC Rn


8051
byte
byte
+
01H
Increment
but do not
affect flags
Rn or direct or
indirect or A

DEC A;
DEC @Ri;
DEC direct;
DEC Rn


8051
byte
byte
–
01H
Decrement
but do not
affect flags
Rn or direct or
indirect or A

•ANL, ORL, XRL
• A or direct source-1 cum destination operand
•No flag affects in 8051 logic operations

ANL A, @Ri;
ANL A, Rn;
ANL A, direct;
ANL A, #data;

No Flags at PSW affect

A ← A .AND. byte

logical AND operation

8051

From *Rn* or *direct* or *indirect* or *immediate*

ANL direct, A;

No Flags at PSW affect

ANL direct, #data;

No Flags at PSW affect



ORL A, @Ri;
ORL A, Rn;
ORL A, direct;
ORL A, #data;

No Flags at PSW affect



ORL direct, A;

No Flags at PSW affect

ORL direct, #data;

No Flags at PSW affect



XRL A, @Ri;
XRL A, Rn;
XRL A, direct;
XRL A, #data;

No Flags at PSW affect



XRL direct, A;

No Flags at PSW affect



XRL direct, #data;

No Flags at PSW affect



Summary

We learnt 8051 family processing instructions

- clear, complement, set bit
- clear and complement A
- Arithmetic and logical instructions
- Flags do not affect in logic operations and increment-decrement
- No instruction for subtract without borrow