

# Chapter 4

## **8051 Family Microcontrollers Instruction Set**

## **Lesson 2**

# **Addressing Modes**

# Execution of Instruction

# Instruction Execution



**An addressing mode specifies, how will an operand(s) is obtained from the fetched bits before performing the operation(s) using it.**

# Immediate Addressing Mode

# Immediate Addressing

**STEP 2** → **Fetch bits  
for the  
operand(s)**

clock  
cycle (s)  
↓  
**Time**

**Immediate addressing mode specifies that an operand is same as the fetched bits. Operand is immediate succeeding bits after the opcode.**

# Example-Immediate Addressing

For adding  
08H into A  
register

Fetch bits  
for getting the  
operand for  
addition

clock  
cycle (s)

↓ Time

STEP 2

ADD A, #08H

Format- ADD A, #data

Sign # specifies that 08H is  
the immediate succeeding  
byte is the operand

Codes 24H, 08H  
in Memory-

# Register Addressing Mode



# Register Addressing

**STEP 2** → **Fetch bits  
coexisting with  
the opcode**

clock  
cycle (s)  
↓  
**Time**

**Addressing mode specifies  
that fetch bits (coexisting with opcode of  
5 bits) specify a register, operand is at  
that register.**

# Example-Register Addressing

**STEP 2** → Use 3 bits  
for getting the  
operand  
register

For  
transferring R1  
byte into A  
register

clock  
cycle (s)

↓ Time

**MOV A, R1**

3 lower bits specifies that  
register is R1 for the operand  
during this operation

Code bits in  
Memory-  
1110 1001

# Direct Addressing Mode

# Direct Addressing

**STEP 2** → **Fetch byte(s)  
after the  
opcode**

clock  
cycle (s)  
↓  
**Time**

**Addressing mode specifies  
that fetch byte(s) (coexisting after the  
opcode of 8 bits)  
specify an address, the operand is at that  
address.**

# Example-Direct Addressing

**STEP 2** → **Fetch 8 bits**  
For transferring addressed byte into A register **for getting the operand address**

clock cycle (s)  
↓  
**Time**

**MOV A, 90H**

**8 bits directly specify the address for the operand**

Code bits  
E5H 90H


# Example-Direct Addressing

**STEPS 2-3** → **Fetch 16 bits**  
For transferring addressed byte into another address  
**for getting the operand addresses**

**MOV 80H, 90H**

**16 bits directly specify the addresses for two operands**


clock  
cycle (s)



Code bits in  
Memory-

85H 80H

90H




# 8051 family three type of instructions

using direct addressing mode

- *direct* for SFR or
- *direct* for Internal RAM in between 00H to 7FH
- *direct* for a bit at bit addressable SFR or RAM

# Direct Addressing Mode





# Indirect (Index) Addressing Mode

# Internal Memory Indirect Addressing Mode



Internal Data  
Memory

- 128 B 8051
- 256 B 8052



Internal Program  
Memory (4kB)

# Always Indirect Addressing mode



—————→ Internal/External  
Program Memory  
(max. 64 kB)

—————→ External Data  
Memory and Ports  
(max 64 kB)

# Indirect Addressing

**STEP 2** → **Fetch bits  
after the  
opcode**

clock  
cycle (s)  
↓  
**Time**

**Addressing mode specifies  
that fetch bits (coexisting after the opcode  
bits) specify a register (or address),  
the operand address is pointed by that**


# Example-Indirect Addressing

**STEP 2**  
For transferring from a pointed address byte into A register

Fetch 3 bits for getting the operand address

MOV A, @R1

3 bits specifies a register, byte at that points indirectly specify the address for the operand



Code bits in Memory-  
11100 111

Sign @ means R1 is a pointer

# Example-Indirect Addressing

## STEPS 2-3

For transferring addressed code byte into A

Fetch bits for getting the operand addresses

clock cycle (s)




**Time**

**MOVCA, @A + DPTR**

1 bit (bit4) indirectly specify DPTR, 16-bits at that adds in 8-bits at A register and then 16-bits point to code at that address

Code bits in Memory-  
10010011



# Three types of instructions using indirect addressing mode

- for internal RAM 00H-FFH using R0 or R1 at a bank
- for External RAM address by R0 or R1 at a register bank at a bank
- for code memory address using PC or DPTR along with A register

# Indirect Addressing

1. Only indirect addressing in 8051 instruction for a byte in external data memory
2. Only indirect addressing in 8051 instruction for a code in internal/external program memory
3. Only indirect addressing in 8052 instruction Internal RAM between 80H-FFH



No Indirect Addressing

**For 8051 instruction for an SFR**

# Summary

We learnt

## 8051 family addressing modes

- immediate
- register
- direct for SFR
- direct for internal RAM in between 00H to 7FH

# We learnt

## 8051 family addressing modes

- Indirect internal RAM using R0 or R1 at a bank
- Indirect External RAM address by R0 or R1 at a register bank at a bank
- Indirect code memory address using PC or DPTR along with A register