

Chapter 3

8051/8031 Family Architecture

Chapter 3

8051/8031 Family Architecture

Lesson 05

Watchdog Timer

Philips P83C528- 8051with WDT

**Watchdog timer forces system reset to
save from system stuck up state
(hang state) during running**

Philips P83C528- 8051with WDT

**Timeout period $1.66 \mu\text{s} \times 2^{14}$ for 16
MHz XTAL**

Philips P83C528- 8051with WDT

WDT starts by writing two bytes at a 16-bit address 0AH common to both bytes

Philips P83C528- 8051with WDT

Rewriting before a timeout extends the period by next cycle

Watchdog Timer control SFR

1 Write
A5H


8-bit WD_CON

Address A5H

2 Write
5AH

To enable writing of T3 and start WDT action, write WD_CON in sequences 1 and 2

Watchdog Timer SFR T3 in 80x96



Summary

We learnt

- Watchdog Timer Use